In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, an optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a specific noise requirement is satisfied To determine the bias current values of operational amplifiers an optimal choice for settling and slewing time parameters is proposed. A practical design example is presented to show the effectiveness of the proposed methodology.
INTRODUCTION
Pipelining is one of the best approaches for low-power implementation of high-speed high-resolution analog-to-digital converters. Design approaches to reduce the power consumption of pipelined ADCs are therefore of great importance to realize medium-to-high-resolution high-speed Afl) conveners with the least possible power consumption. It has been illustrated that employing optimum non-identical values for the capacitors and the resolutions of the stages effectivelyreduces the power consumption [I-51. In [I] it has been concluded that to minimize the power consumption of a pipelined ADC, the resolution of all the stages can be chosen equal to 1.5 just in converters with resolutions of less than IO bits. In [2] a systematic design methodology has been presented where resolutions higher than 1.5 has been proposed for the front-end stages of the high-resolution converters but the capacitor values of the stages are not optimized and a predefined noise distribution is assumed. In [3] the effects of the capacitor scaling, parallelism, and non-identical resolutions per stages on the pipelined ADC power consumption are investigated separately. In the latest reported automatic design tool for pipelined ADCs [4] the converter is optimized to minimize the power consumption and area using geometric programming. However, the latter algorithm is applied to a converter with identical resolution per stages. To our knowledge, it appears that neither of the proposed approaches is as general yet simple and effective as the approach employed in our work [5] .
In this paper with no specific constraint, arbitmy capacitor scaling as well as non-identical resolution per each stage is utilized in the design of the converter. First, a closed-form equation for the bias current value of a single-pole operational transconductance amplifier (OTA) is derived employing an innovative dynamic allocation of the small-and large-signal senling time parameters. Then the total static power dissipation and also the total inputrefelred noise of the pipelined ADC are calculated. A design methodology is presented to minimize the power consumption with a defined noise budget. The input parameters of the optimization CAD tool and related considerations as well as the advantages of Permission lo make digital or hard copies of all or pan of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, lo post on scrvcrs or to redistribute to lists, requires prior specific permission and/or a fee. I1-13,2003 , San Jose, Califomia, USA. 
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MINIMUM-CURRENT OTA DESIGN
In a switched-capacitor circuit, the outputs of the operational transconductance amplifiers have to settle to within a very small fiadion of their final values (e,,), depending on the required accuracy of the OTA, in a definite interval called the settling time. The total settling time including the small-signal (t,) and the largesignal (Q) settling times should be less than half of the clock period, i.e.
where to,*#, is the rest of the half-pericd for non-overlapping of two clock pulses. While ti, is due to the limited slew rate, f , , depends on the finite bandwidth of the OTA. For a single-pole or a two-pole op-amp where the second pole is sufficiently larger than the unity-gain bandwidth, the small-and large-signal senling times are related to the op-amp characteristics as
where V, is the full-scale signal range, f l d a the -3-dE bandwidth, 8 the feedback factor& the unity-gain bandwidth of the OTA and n the number of the time constans to be spent to achieve a desired accuracy, equal to ln(l/e,J. For a single-stage Illy-differential telescopic-or folded-cascode op-amp the required value for the current of the input devices can be expressed by 
2P4,
where SR is the op-amp slew rate, I; is the current of the input transistors, and Chodis the load capacitor at each output node. With the equation expressed above, V, is the single-ended voltage swing, half of the differential full-scale voltage. V , is chosen as the smallest effective voltage that keeps the input transistors in the strong inversion region and satisfies the other op-amp specifications such as gain. If rs, and fir are predefined statically, e.g. one third of the total settling time is resmed for slewing [7] , then I, should be chosen as the maximum value of the above two, probably leading to some power being wasted. However, if the two senling contributions are determined dynamically such that the two above terms for the current are equal, some power can be saved. This will lead to the optimum value for the total bias current of the OTA to be calculated from where fi,+ts,==ts (the total settling time). This equation shows the dependency of the optimized current of a single-pole OTA on the load capacitor, the settling time and accuracy, the full-scale voltage and the feedback factor of the operational amplifier. It has been realistically assumed that the current value of all thc non-input branches including the bias circuit or the gain-boosting amplifiers [SI or the folded branch in a folded-cascode structure is proportional to the bias current of the input devices. A proportional closed-form formula can also be extracted if two-stage Millercompensated OTAs are used assuming that the compensation capacitors are chosen equal to the load capacitors and the current values in the second stages of the amplifier are proportional to the currents of the input stages. Such an assumption will be true when either the second stage currents are high enough to satisfy the slewing requirements of the output nodes, or class-. 
TOTAL CURRENT AND NOISE POWER
For a high-resolution converter, where the capacitor values are determined by the required signal-to-noise ratio (SNR), if the total current consumption as well as the total input-referred noise of the converter is expressed versus the resolutions and the capacitor values of the stages, one can simply determine the optimum values of those parameters in order to minimize the current consumption while a specified noise constraint is met. This is what performed in our systematic design methodology. In order to express the total current of the ADC OTAs versus the ADC parameters, the load capacitor seen by each OTA should be calculated. , is the input capacitance of a single comparator. In this equation, m,, s , and y, represent the effective resolution, the scaling factor (i.e. Cp,+,/Cp,) and the ratio of Cop to Cf(where C , is the input parasitic capacitance of the OTA) of the jth stage, respectively It has been assumed that one redundant bit has been employed in each stage. We have modeled the additional effect of CO,, as an excess factor of E. In this switched-capacitor amplifier, the feedback factor of the OTA in the amplification phase can be witten as Therefore the total current consumption of the amplifiers and the comparators of the n-stage pipelined converter, using (6) for singlestage amplifiers can be obtained from [SI can be calculated in a similar fashion with a resolution of m equal to zero. lust the feedback factor of the OTA in the SIH amplifier should be corrected due to the architecture utilized. For a fliparound architecture, for instance, the feedback factor is obtained from (8) with m=O (which would have a value less than unity). In order to calculate the input-refmed noise of the converter, the input-referred noise power of each stage is primarily calculated and then referred to the input of the ADC. The input-referred thermal noise of a switched-capacitor amplifier has two main sources, the on-resistance of the switches and the operational amplifiers. It has been shown that the total input-referred noise power of the n-stage pipelined ADC is obtained from [SI In our CAD tool, making use of the relation derived for the load capacitor of the jth stage, the above equation is simply expressed versus the capacitors and the resolutions of stages when the OTA configuration and therefore an estimation for the OTA excess noise factor, F, is known.
DESIGN METHODOLOGY
Using MATLAB, a simple optimization tool has been developed that e%ploys the proposed closed-form formulas of total current and input-refmed noise of the ADC. The optimization problem is defined as follows. where V,, the reference voltage, is equal to the single-ended fullscale voltage swing. By using hit redundancy the maximum comparator offset in an m-effective hit stage is permitted to he less than V,,42mi'. Since the comparator offset must always meet the above relation, after choosing a specific architecture for the comparators, depending on the maximum offset voltage, the maximum allowed resolution of the residue stages is determined. The input parameters for the CAD tool are addressed in section (5) with a design example. The optimization tool determines the optimum values for all capacitors, C$s, and the stage resolutions and also the optimum values for the bias currents of the stages. The input transistom are then optimally sized using the optimum values for the currents and the overdrive voltages (V,$. It should he mentioned that some of the input parameters such as the parameters of the comparators and if permitted the reference voltage can he even optimally chosen using the methodology presented here. Since the values of y, F and F were just the initial estimations, a few iterations accompanied with circuit simulations are required to modify the optimized values of the parameters. Design examples have confirmed the effectiveness of this methodology in low-power design of pipelined ADCs [5] . A practical design example will he presented in the following section as well.
For ADCs with resolutions of not larger than IO, the optimization CAD tool suggests a resolution of 1 effective bit (i.e. 1.5 hits) for all stages. This is exactly the same as what proposed by Lewis [I] nevertheless the capacitor values are optimized here. The developed tool can be used not only to optimize an ADC hut also to calculate the power consumption of arbitrary design cases with specific values for the resolutions, the capacitor values, the full-scale voltages, the comparator power dissipations or the OTA noise excess factors. For example, the designer can easily decide to choose between the maximum allowed number of hits of 5 with power hungry low-offset comparators and the maximum hits o f 2 or 3 with low-power dynamic comparators. Using the developed CAD 1001 the dependency of the total current consumption ofthe ADC on the overall resolution and also the fullscale voltage swing can he conveniently investigated. Fig. 2 -a shows the current consumption of a JOMSamplesls converler versus its resolution. It can be ohserved that by adding one hit to the overall resolution, the current consumption is increased with a higher rate in higher resolutions. This is mainly due to the fact that in low resolutions the capacitor values are mainly determined by the required matching rather than the kTIC noise. However at higher resolutions the thermal noise determines the capacitor values. When the resolution is increased hy a single hit, the magnitude of the LSE voltage is halved and the thermal noise the converter consumes a considerable amount of the total power of the converter since its noise power is referred to the input with no attenuation and therefore large capacitors (calculated equal to 9.6pF noise constraint. In order to be able to eliminate this power-hungiy SHA, it should be insured that the input signal would valy less than V,jS (the maximum interval between comparators' decision levels of the front-end 3 optimized values of bias c u r r e n~ and device sizes) including the proposed methodology in reducing the Power bias and the common-mode feedback circuits is shown in Fig. 3 .
The ADC is simulated with HSpice using BSIM3v3.1 model 7. 
CONCLUSIONS
In this paper a novel systematic design methodology has been presented, which suggests the optimum values for the resolutions and the capacitors of all the stages in a switched-capacitor pipelined ADC. In this methodology, a low-power design technique for single-stage OTAs has been utilized which optimizes the values of the small-and large-signal settling times. The values of the capacitors and the resolutions of the stages are optimally determined in order to minimize the total current consumption of the converter (expressed in a closed-form equation here) while the required noise constraint (expressed in a closed-form equation as well) is satisfied. circuits
